



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/551,207

08/17/2006

Franz Auerbach

1454.1638

4292

21171 7590 02/03/2010

STAAS & HALSEY LLP

SUITE 700

1201 NEW YORK AVENUE, N.W.

WASHINGTON, DC 20005

EXAMINER

NORRIS, JEREMY C

ART UNIT

PAPER NUMBER

2841

MAIL DATE

DELIVERY MODE

02/03/2010

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.



**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 22 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,304,843 (Takubo).

Takubo discloses, referring primarily to figures 7-9, an arrangement, comprising: a substrate (128); an electrical component (114) arranged on a surface section of the substrate, the electrical component having an electrical contact surface (pad, not shown but referred to; col. 5, lines 55-65); an electrical contact lug (134), an electrically-conductive film (158) having an electrical connection surface (136) in electrical contact with the contact surface of said electrical component, and an area (138, 140) protruding beyond the contact surface of said electrical component [claim 22], wherein the electrically-conductive film is a laminated interconnect having two electrical conductor layers (154, 160) and an electrical insulation layer (110) arranged between the two electrical conductor layers [claim 23].

***Allowable Subject Matter***

Claim 43 is allowed.

Claims 24-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: Claim 24 states the limitation “wherein the two electrical conductor layers and the insulation layer of the laminated interconnect are arranged to produce opposing magnetic fields in the two electrical conductor layers upon electrical activation”. This limitation, in conjunction with the other claimed features, was neither found to be disclosed in, nor suggested by, the prior art. Claim 43 states the limitation “the at least two electrical conductor layers and the insulation layer being arranged to produce opposing magnetic fields in the at least two electrical conductor layers upon electrical activation”. This limitation, in conjunction with the other claimed features, was neither found to be disclosed in, nor suggested by, the prior art.

### ***Response to Arguments***

Applicant's arguments filed 23 September 2009, regarding claims 22-23, have been fully considered but they are not persuasive. Regarding claim 22, Applicant alleges “the semiconductor chip 114 is NOT 'arranged on a surface section of the substrate'” (emphasis Applicant's). Applicant contends that the intervening layers prevent the chip from being “arranged” on the substrate surface. However, this argument is not well taken as Applicant has not claimed that the chip be *directly* arranged on the substrate. An ordinarily skilled artisan would indeed interpret the chip as being arranged on the substrate surface. Thus Applicant's argument fails to persuade.

Additionally, Applicant alleges, “the bottom ground conductor 154 and the metal films 160 are NOT even in contact with the lead wire 134 in Tabuko” (emphasis Applicant’s). However, each of the pieces (154, 160, 134) are merely portions of the whole electrically conductive film (158) so their relationships are moot.

Regarding claim 23, Applicant alleges, “the film carrier 158 in Tabuko is NOT in contact with the semiconductor chip 114”. However, as clearly shown in figures 8 and 9, film carrier 158 comprises lead wire 134, which in turn comprises inner lead 136 that is connected to a pad on the chip (col. col. 5, lines 50-60). Hence, Applicant’s traversal of the instant rejection on these grounds is deemed unsuccessful.

### ***Conclusion***

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is (571)272-

Art Unit: 2841

1932. The examiner can normally be reached on Monday - Thursday, 8:00 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jinhee J. Lee can be reached on 571-272-1977. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Jeremy C. Norris  
Primary Examiner  
Art Unit 2841

/Jeremy C. Norris/  
Primary Examiner, Art Unit 2841